Coarse Reconfigurable Multimedia Unit Extension
نویسندگان
چکیده
In this paper; we introduce a coarse reconjigurable Multimedia Functional Unit (rMFU) extension to a superscalar General-purpose Processor (GPP) and a set of specialized multimedia instructions to extend the GPPs instruction set. Two multimedia operations, the DCT operation arid the HufJinan encoding operation, were chosen to assess the expected performance of our proposal. The performance of the extended processor including the rMFU was evaluated by utilizing modijied versions of the i jpeg and mpeg2enc benchmarks and a cycle accurate simulator. Our experiments suggest that the usage of the rMFU in an out-of-order superscalar processor (without increasing the cycle time) is able to decrease the total number of execution cycles by a value between 12.40% and 23.72% when compared to the same processor without such an unit. Moreovel; the number of executed instructions are reduced by between 13.67% and 23.61% and the executed branches by between 9.83% and 15.98%.
منابع مشابه
Inner Loop Code Generation for Coarse-Grained Reconfigurable Instruction Set Processors
Reconfigurable instruction set processors can potentially reduce the power consumption of high performance multimedia applications by fusing the concept of a reconfigurable array with a programmable processor. In particular, VLIW processors with coarse-grained reconfigurable functional units are specially suited to low power multimedia applications. Code generation for this type of processors i...
متن کاملMapping Loops on Coarse-Grain Reconfigurable Architectures Using Memory Operation Sharing
Recently many coarse-grain reconfigurable architectures have emerged as programmable coprocessors, considerably relieving the burden of the main processors in many multimedia applications. While their very high degree of parallelism enables high performance in compute-intensive loops, their shared memory interface between several processing elements often becomes a bottleneck in many multimedia...
متن کاملMorphoSys: a Reconfigurable Processor Targeted to High Performance Image Application
This paper addresses the design idea of the MorphoSys Reconfigurable processor developed by the researchers in the UC, Irvine. With the demand to perform the multimedia operations efficiently, it is one of the directions that general processor needs to incorporate with some reconfigurable computing units, like FPGA. In MorphoSys project, we successfully propose a prototype to fulfill the above ...
متن کاملMapping Applications to Coarse-Grain Reconfigurable Architectures
Coarse-grained reconfigurable architectures (CGRAs) are capable of achieving both goals of high performance and flexibility. CGRAs not only improve performance by exploiting the features of repetitive computations, but also can adapt to diverse computations by dynamically changing configurations of an array of its internal processing elements (PEs) and their interconnections. Many CGRAs have be...
متن کاملReconfigurable Systems for Cryptography and Multimedia Applications
The area of reconfigurable computing has received considerable interest in both its forms: fine-grained (represented in FPGA) and coarse-grained architectures. Both architecture styles attempt to combine two of the important traits of General Purpose Processors (GPPs) and Application-Specific Integrated Circuits (ASICs): flexibility and speed (Hartenstein, 2001). It provides performance close t...
متن کامل